1.1 Phase B2: SimpleRTK2B module to the front-left edge per review

- J1/J2 socket pair translated -43.43mm: rows now x62.0-113.8, USB end
  (J1 pad20 /SYS5V) at the left board edge; 49 stale J1/J2 pad stubs ripped
- Ethernet corner rebuilt lower-left: RJ45 J10 on left edge y106-125 inside
  relocated MAGJACK_NO_POUR zone, W5500+25MHz+terminations below the serial
  stack, clear of the existing R5/R6/R7/D1/C5/C7 LED cluster
- ANT_CORRIDOR_KEEPOUT retired (antenna now exits at the module end itself)
- Rig1 nudged below Rigb1 (was inside J2's new courtyard band), stub ripped
- 3D models: 58 legacy KICAD6/KICAD7 3DMODEL_DIR refs repointed at
  KICAD10_3DMODEL_DIR so new parts render in the 3D viewer
- Verified: 190 footprints, 0 pairwise courtyard conflicts, parens balanced

Co-Authored-By: Claude Fable 5 <noreply@anthropic.com>
Claude-Session: https://claude.ai/code/session_01GSKKes8GsS4YHAMWJ44tCm
This commit is contained in:
Leopoldo Rodríguez 2026-07-29 05:20:21 +00:00
parent 0af0373def
commit 61064fe76c

File diff suppressed because it is too large Load Diff