1.1 Phase B6: manual placement pass (Leo) — board arranged in KiCad

Co-Authored-By: Claude Fable 5 <noreply@anthropic.com>
Claude-Session: https://claude.ai/code/session_01GSKKes8GsS4YHAMWJ44tCm
This commit is contained in:
Leopoldo Rodríguez 2026-07-29 18:01:12 +00:00
parent c4dad2d600
commit df6fd8c826
2 changed files with 15793 additions and 4245 deletions

File diff suppressed because it is too large Load Diff

View File

@ -538,6 +538,25 @@
"via_drill": 0.3, "via_drill": 0.3,
"wire_width": 6 "wire_width": 6
}, },
{
"bus_width": 12,
"clearance": 0.5,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
"diff_pair_width": 0.2,
"line_style": 0,
"microvia_diameter": 0.3,
"microvia_drill": 0.1,
"name": "HV24",
"pcb_color": "rgba(0, 0, 0, 0.000)",
"priority": 0,
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 0.5,
"tuning_profile": "",
"via_diameter": 0.8,
"via_drill": 0.4,
"wire_width": 6
},
{ {
"bus_width": 12, "bus_width": 12,
"clearance": 0.2, "clearance": 0.2,
@ -573,25 +592,6 @@
"via_diameter": 0.8, "via_diameter": 0.8,
"via_drill": 0.4, "via_drill": 0.4,
"wire_width": 6 "wire_width": 6
},
{
"bus_width": 12,
"clearance": 0.5,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
"diff_pair_width": 0.2,
"line_style": 0,
"microvia_diameter": 0.3,
"microvia_drill": 0.1,
"name": "HV24",
"pcb_color": "rgba(0, 0, 0, 0.000)",
"priority": 0,
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 0.5,
"tuning_profile": "",
"via_diameter": 0.8,
"via_drill": 0.4,
"wire_width": 6
} }
], ],
"meta": { "meta": {